
ICS844201I-45 Data Sheet
FEMTOCLOCK CRYSTAL-TO-LVDS CLOCK GENERATOR
ICS844201BKI-45 REVISION A OCTOBER 7, 2013
12
2013 Integrated Device Technology, Inc.
Power Considerations
This section provides information on power dissipation and junction temperature for the ICS844201I-45.
Equations and example calculations are also provided.
1.
Power Dissipation.
The total power dissipation for the ICS844201I-45 is the sum of the core power plus the power dissipation in the load(s).
The following is the power dissipation for VDD = 3.3V + 10% = 3.63V, which gives worst case results.
Power (core)MAX = VDD_MAX * IDD_MAX = 3.63V * 95mA = 344.85mW
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The
maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond
wire and bond pad temperature remains below 125°C.
The equation for Tj is as follows: Tj =
JA * Pd_total + TA
Tj = Junction Temperature
JA = Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
TA = Ambient Temperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance
JA must be used. Assuming no air flow and
a multi-layer board, the appropriate value is 74.9°C/W per Table 6 below.
Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:
85°C + 0.345W * 74.9°C/W = 110.8°C. This is below the limit of 125°C.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of
board (multi-layer).
Table 6. Thermal Resistance
JA for 16 Lead VFQFN, Forced Convection
JA vs. Air Flow
Meters per Second
01
2.5
Multi-Layer PCB, JEDEC Standard Test Boards
74.9°C/W
65.5°C/W
58.8°C/W